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Abstract-We have developed a direction-selective system that 
has a row of pixels with photodiodes as the front-end. The output 
of each photodiode is converted to a digital signal, which is then 
fed to an adaptive-delay block within each pixel. The adaptive 
block adjusts an internal delay such that the delay matches the 
phase offset between the rising edges of this digital signal and 
the corresponding digital signal from the neighboring pixel. The 
system does this delay matching by using a dynamic current 
source to adapt the bias voltage that controls the delay. The 
adaptive-delay block is similar to a digital charge-pump phase- 
lock loop (PLL). It differs from conventional PLL’s however, 
both in its compact size and its lack of a system clock. It also 
has a fast pull-in time during the locking of the signal. Since our 
application does not require low jitter, we have not introduced a 
phase offset in the comparator as is typically done in PLL’s. The 
transistors here are operated in subthreshold. A stability analysis 
of the feedback system leads to simple stability and convergence 
constraints. Experimental results from circuits fabricated in 2 pm 
CMOS technology show that the circuit can lock over 5 decades 
of frequency. 
I. INTRODUCTION 
E DESCRIBE a direction-selective system that has 
a row of pixels with photodiodes as the front-end. 
The photodiode at each pixel transduces the incoming input 
intensity into a current, which is converted to a digital signal 
that is fed to an adaptive-delay block within the pixel. The 
adaptive block adjusts an internal delay such that the delay 
matches the phase offset between the rising edges of the 
digital signal and the corresponding digital signal from the 
neighboring pixel. The delay matching occurs over 5 decades 
of frequency. 
The direction-selective computation is based on a delay- 
and-compare model of the optomotor response of a bee [l]. In 
the model, the input signal from each photoreceptor is delayed 
through a low-pass filter. The subsequent delayed signal from 
each pixel location is correlated with the input signal from 
the neighboring photoreceptor. The direction of motion of 
the input signal can be extracted through this model. We can 
extend the dynamic range of the system by having the time 
constant of the low-pass filter track the speed of the signal. 
Since the input speeds can vary over 3 decades, the system 
needs to continuously adapt the time constant of the low-pass 
filter to the varying speed of the stimulus. The signal from 
the photodiode is first converted to a digital signal before it 
goes through the adaptive-delay block which implements the 
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low-pass filter. In this paper, we only focus on the adaptive 
delay part of the system with digital signals as inputs. 
The architecture of the adaptive-delay block is similar to that 
of a digital charge-pump PLL. The properties, applications, 
and analyses of phase-locked systems are well known [21-[91. 
However, the requirements for our direction-selective system 
are different from those of a typical PLL. First, we are 
constrained to use as few transistors as possible, to minimize 
pixel area. Second, we are interested in input frequencies in 
the range from hertz to kilohertz, which encompasses the range 
for moving objects in a natural scene. Third, since the range 
of input frequencies can vary over three decades, we cannot 
tune the system for a particular frequency. Fourth, we would 
like the system to continuously adapt the time constant of the 
low-pass filter so that we can get a large dynamic range. Fifth, 
we would like a fast pull-in time for the locking since the 
input frequencies are constantly changing. Sixth, we require 
the absence of a master clock since the system is a model 
of a biological computation. Since our application does not 
require low jitter and we want to keep the system compact, 
we have not added a phase offset in the comparator, as is 
done in typical PLL’s. 
The subunits of the adaptive delay system are similar 
to those in PLL’s. The three components are the lead-lag 
discriminator, the delay element (which emulates a low-pass 
filter) and the charge pump. The lead-lag discriminator and 
the delay element are functionally equivalent to the phase 
detector and voltage-controlled oscillator (VCO), respectively, 
in a PLL. The lead-lag discriminator generates an error signal 
proportional to the phase offset between the rising edges of 
two signals. The delay through the delay element is controlled 
by a bias voltage on a capacitor. The charge pump charges 
or discharges this capacitor, depending on both the lead-lag 
error signal and on the bias voltage itself. The charge pump is 
different from that found in a typical PLL. In a charge-pump 
PLL, the charging or discharging of the VCO bias voltage is 
normally done with a fixed current source. Our system uses a 
dynamic current source, controlled by the bias voltage in the 
charge pump. The current source enables the system to adapt to 
input frequencies over 5 decades. The progression of the bias 
voltage to its final steady-state value occurs monotonically, 
and we can adjust the gain of the system by controlling the 
percentage of correction for the bias voltage in each input 
time period. 
We fabricated the circuit in 2 pm p-well CMOS ORBIT 
process. Section I1 describes the circuitries of the lead-lag 
discriminator, of the delay element, and of the charge pump. 
Section I11 describes the convergence properties of the system; 
and the steady-state and transient responses obtained from the 
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Fig. 1. Block diagram of the adaptive delay system. All signals are pulses 
(continuous time, discrete level) except for the bias voltage,VD. The signal 
p u l s e 1  is the leading input signal. dpulse l  is the delayed copy of pulsel  
after going through the variable delay element. The signal pulse2 is the 
trailing input signal. The system uses the arrival of pulsel to match the 
timing of dpulse l  with that of pulse2. If the timing is not matched, the 
system uses the error signals x e a d  or xag to adjust the delay of the variable 
delay element. 
fabricated chip. In Section IV, we show a possible application 
of this system in an adaptive delay line. Burt and Wallinga [ 121 
previously described a delay line where the time constant of 
the line is controlled by the output of a delay element, instead 
of by the output of a VCO in a PLL. We show here how this 
delay element can be replaced by our adaptive-delay block to 
increase the system's dynamic range. 
11. ARCHITECTURAL MODEL 
A block diagram of the adaptive delay system is shown 
in Fig. 1. The input signals consnst of the digital signal from 
the photodiode within the pixel and the corresponding digital 
signal from the neighboring pixel. The relative signal timing is 
shown in Fig. 2. The signals are all discrete-level, continuous- 
time pulses, except for the bias voltage V,. The signal pu l se l  
is the leading input signal and pulse2 is the trailing input 
signal. The interval t, is the input phase offset. The signal 
dpulsel  is a delayed copy of p u l s e l ,  where the variable 
delay of the element td (which we also call the delay phase 
offset) is controlled by V,. The interval At is the absolute 
time difference between t d  and t,.(pulse2 and dpulsel  are 
maximally correlated when f d  = t, or when at = 0). Circuits 
using the signals p u l s e l , p u l s e 2 ,  and dpulse l  are leading- 
edge triggered. The lead-lag discriminator in Fig. 1 compares 
the arrival of dpulsel  with that of pulse2 and outputs an error 
signal r/irad or Kay if the signals are not phase aligned. We 
use qedcl and qag to correct VD in the charge pump block in 
Fig. 1. This change in VD is reflected as a change in td of the 
variable delay element, so that t d  approaches t,. 
A. Lead-Lug Discriminator 
The lead-lag discriminator circuit shown in Fig. 3 computes 
the time difference At between the delay through the delay 
element t d  and the input phase offset t,. The signal vag 
becomes active for the duration At when td > t,, and Vead 
becomes active for the duration At when t d  < t i .  
First, we consider the circuit that creates vag. The initial 
voltage at node C is close to V d d  due to the leakage current 
flowing through Q3. The arrival of pulsel  triggers the delay 
element (as shown in Fig. 1) and, at the same time, charges 
node A by pulling down node C capacitively. Node B does not 
go low until pulse2 arrives. If dpulse l  arrives before pulse2,  
node A is discharged to ground andl thus node B is prevented 
from switching. Hence, Kag remains low. Since the circuit is 
symmetric, Kead becomes active. However, if pulse2 comes 
before dpulse l ,  node B goes low and flag goes high. Vag is 
high for the period At. When p u l s e l  goes high (i.e., p u l s e l  
goes low), node C is pulled high capacitively. However if Vead 
becomes active before pulsel becomes inactive, then node C 
will already be at Vdd when p u l s e l  becomes inactive. Node 
C will temporarily rise above V d d  but the parasitic vertical 
bipolar transistor formed by the drain of Q3 and its well and 
substrate will turn on thus returning node C to Vdd. 
Q1 and Q2 prevent Vag and r/iead from being active at the 
same time. This situation might happen if dpulse l  did not 
arrive until the second occurrence of p u l s e l .  To prevent both 
signals from being active simultaneously, if initially Vead is 
active, Q2 turns on and the current through Q1 is mirrored in 
Q3. This current charges up node C, thus preventing node C 
from being pulled low with the second occurrence of pulsel .  
B. Variable Delay Element 
The delay element circuit is shown in Fig. 4. This circuit 
was described by Mead [ l l ] .  Initially, dpulse l  is low. When 
pulsel becomes active, Ii, charges C1 by AV, until dpulse l  
triggers. The delay t d  from node VI to dpulse l  can be 
described by 
The slew rate at node VI depends on the charging current, 
I i n  = C(dVI/dt), where C = C, + C1. The value of A h  
before the delay element fires can be computed from C,/C, 
with dpulsel  acting as the voltage input to the divider. Thus, 
AV1 is (CaVdd)/C. Substituting this expression into (l), we 
get 
CaVdd  
(2) 
Ca V d d  C =-. t d  = - 
I i n  I i n  
C 
-
This delay element is operated in the subthreshold regime [ 1 11, 
so Ii, depends on VD through the exponential relationship, 
1. In - I oe - ( K ( V D - V d d ) / U T ) ,  where 10 is the leakage current, 
/c is COx/(Cd + CO,), CO, is the gate-oxide capacitance, c d  
is the surface-channel depletion-layer capacitance, and UT is 
the thermal voltage. 
C. Charge Pump 
The charge pump is shown in Fig. 5 .  Its function is to 
adjust V, such that td approaches t;. The circuit of Fig. 5 
is functionally similar to the typical charge pumps used in 
digital PLL's with one important difference. In the charge 
pump of a typical PLL, a fixed current source is used to 
charge or discharge the capacitor. Here a dynamic current 
source controlled by V, itself is used to update Vo. 
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Fig. 2. Signal timing showing loop correction and overshoot across several pulses. The input signals pulsel ,pulse2,  and d p u l s e l  are edge triggered. The 
interval t ,  is the input phase offset between pulsel  and pulse2 .  The interval t d  is the delay phase offset between pulse1  and dpu l se l .  The system adapts 
t d  to match t,. (a) vag is the output error signal when t d  > t,. (b) Kcad is the output error signal when t d  < t,. 
pulsel - dpulsel 
-f- 
Fig. 3 .  Lead-lag discriminator. The circuit generates the error signals, y e a d  
and Viag, which are used in the charge-pump circuit. pulsel  is active low 
whereas the other input signals in the diagram are active high. 
- 
~ 
Fig. 4. Variable delay element. The delay is controlled by VD . The output 
signal dpulse l  is a delayed version of pu l se l .  The signal pulsel  is active 
~ 
low. 
The circuit in Fig. 5 operates as follows. Q4’s channel 
current is equal to the current I;, in the delay element, 
since both are biased by V, (assuming no mismatches). 
This current is mirrored through Q5 into Q11, and then 
through transistors Q6 and Q7 into Q9. QS and Q12 act 
as switches. If Kead is active, VD increases during At. 
If Viag is active, VD decreases instead. Assuming that the 
time constant due to the parasitic capacitance at node F is 
much smaller than that due to the charging capacitor Cb, 
we can reduce the circuit in Fig. 5 to the first-order system 
shown in Fig. 6. There is a possibility that V, starts off at 
V& after the system is reset. However during the interval 
when Kag is active, the leakage current through transistors 
Q11 and 412  will discharge VD until the delay element is 
triggered. 
111. CONVERGENCE PROPERTIES OF THE SYSTEM 
A. Stability Analysis 
Asymmetry in the charge-pump dynamics for both a positive 
phase error At or a negative phase error is present in the 
circuit. In the case of a negative phase error, dpulsel leads 
pulse2, and q e a d  becomes active. The current through Q9 in 
Fig. 5 is equivalent to the current flowing in the delay element. 
As VD increases, the currents through 4 7  and Q9 decrease. 
The charging rate of VD decreases as V, increases. 
During any one interval when v e a d  is active, we can 
treat the circuit as a linear, time-invariant network, and can 
describe the network by linear difference equations. The 
following analysis describes the charge-pump operation during 
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Fig. 5. Charge pump. This circuit uses the error signals v c a d  or vag 
to correct the bias voltage VD. The correction is different from typical 
charge-pump PLL's, which use a fixed current source to update the bias 
voltage. The adaptive delay system uses a dynamic current source, which 
depends on VD. 
this interval At. We assume that t = 0 at the time when 
there is a step change in the phase offset between pulse1 
and pulse2. The charging current ID is determined by VD. 
Writing the KCL equation at node VD in Fig. 6 and noting 
that the transistors are operated in subthreshold operation, we 
can express ID as 
of k a d .  
At1 (1 - y)At(O) (7) 
Here we can see that the new phase-error offset is a fraction 
of the original phase offset if y < 1. We now generalize (6) 
and (7) to see how the phase error changes over n switching 
intervals of \/lead, that is, how the system adapts td to t ,  such 
that At + 0 over time. We define the first switching interval 
of I/lead after a step change in the phase-error offset as n = 0. 
Hence, td[O] is the delay through the delay element and t ,  
is the new input phase offset at the start of the first interval. 
At[O] is the phase error offset due to the change in t,. The 
delay through the delay element on the nth iteration td[n] is 
given by 
td[n] = t d [ O ] ( l - y ) n + t ; ( l - ( l - y ) n ) .  (8) 
dVD The phase error offset signal At[n] can be shown to be a ID = I o , o - ( " ( V D - V d d ) / U T )  = cb -. 
dt (3) geometric decay of At[O] from (7). 
Integrating (3), we get At[n] = (1 - y)"At[O]. (9) 
(4) 
where At is the duration of Vead, 1, (0) is the charging current 
at t = 0, and ID(at) is the new charging current at t = At. 
(Recall that the system adapts VD so that At = 0). Since the 
current charging the delay element is equal to ID, the increase 
in ID leads to a new delay through the delay element. We 
denote td(At) as the delay at t = At, and t d ( 0 )  as the initial 
delay. Using (2), we substitute td(At) and t d ( 0 )  into (4) to get 
This equation allows us to relate the initial and final delays 
to the period At. 
where y = CaVdd6/CbUT. We can rewrite (6) in terms of 
the new input phase error, At,, after the switching interval 
The series relationship in (9) converges if y < 1. Hence, 
the error decreases geometrically as n increases; that is, 
limntoo At[n] = O,limntoo td[n] = t,. 
The convergence of the system can also be seen by taking 
the z-transform of (9) 
At[OI(x) 
1 - (1 -- y ) z - l '  
At(%) = 
The pole of this system falls at z = 1 - y. For the system to be 
stable, the pole should fall within the unit circle, i.e. (y < 1). 
If y > 1, the system is under damped and we will observe 
overshoots and undershoots in the phase error offset correction. 
Another way of looking at y is that y sets the amount of 
correction of the input phase error within one interval of v e a d  
switching. If y = 1 ,  then the error is totally corrected for in 
one interval after the phase error is first encountered. To ensure 
stability of the system, we should set the ratio, Ca/Cb such that 
y < 1. The precision with which we can control y is limited 
by the matching of C,, Cb, K ,  and UT. We can also control 
y by adjusting the sizing of the current mirror composed of 
Q5 and Q6. 
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Fig. 7. Measured delay through delay element as a function of input phase 
offset for system shown in Fig. 1. The percentage error in t d  varies from 2 to 
6.67%. The inset shows an expanded view of the error bars at the data points. 
The data show a match between t d  and t ,  over 5 decades. 
In the case of a positive phase error, pulse2 leads dpu l se l ,  
and Kag becomes active. Since Kag is active once pulse2 
arrives, t d  decreases continuously until dpulse l  becomes 
active. This scenario differs from the negative phase error 
situation, where t d  changes only after dpulse l  is active. 
Hence, the correction on VD is not observed until the next 
switching interval when v e a d  is again active. The current 
through Q11 in Fig. 5 is equivalent to the charging current in 
the delay element. As VD decreases, the current through Q5 
and Q11 increases. The rate at which VD discharges increases 
as VD decreases. 
The corresponding equations for t d  and At after one switch- 
ing interval of flag are 
At =td(At) - t i  
td(At) = t d ( 0 )  - ?At. 
Fig. 7 shows the steady-state data that are obtained from the 
fabricated circuit in Fig. 1 by allowing the system to adapt t d  
to t,. The signals pulse1 and pulse2 are both periodic signals, 
with pulse2 shifted half a period from p u l s e l .  We used 
periodic signals so that we can track the system adaptation 
over several cycles. The delay, t d ,  was measured when the 
system reached steady state for t ,  varying over 5 decades. We 
varied t ,  by changing the frequency of the periodic signals 
pu l se l  and pulse2 over 5 decades. The percentage error in 
t d  varied from 2 to 6.67% The inset shows an expanded view 
of the error bars at the data points. The relationship between 
t d  and t, is linear as shown in the derivation of (6) and (7). 
If we rederive those equations for above-threshold transistor 
operation (i.e., square-law behavior), we find that the change 
in t d  at each iteration is a function both of the error, At, and 
of the delay itself, t d .  This relationship does not lead to a 
linear dependence between t d  and t,. The linear dependence 
Jxk I 
dpulsel 
'lead 
I dt I IAt 
I I 1  I I 1  
(4 (b) 
Fig. 8. Importance of the delay-contrast ratio in determining the charge 
pump source-current magnitude. In (a) the error signal, At  is only a small 
fraction of the actual delay, t l .  In (b) At is a larger fraction of t z .  Hence, 
in (a) the current source in the charge pump circuit should be smaller in 
magnitude than the current source in (b). 
obtained in Fig. 7 occurs in the range of low frequencies; in 
the hertz to megahertz range, which encompasses the range of 
interest for our direction-selective system. We can shift the 
range of frequencies higher by using bipolar transistors or 
stronger E T ' S  in the system. 
B. Charge-Pump Dynamics 
We shall analyze how the circuit dynamics differ when we 
use a fixed current source in the charge pump, as is done in 
typical PLL's and when we use a dynamic current source that 
is dependent on VD. We first look at how the change in VD 
depends both on the error offset At and on t d .  Rewriting (2) 
so we can solve for VD 
From (10) we see that VD is logarithmically dependent on t d .  
Taking the differential on both sides of (IO), we get 
Equation (11) shows that the change in VD depends on the 
delay-contrast ratio Atltd. This ratio is important because, 
for a given At error, the amount of correction of VO should 
also depend on the existing delay, t d .  The importance of this 
ratio is shown in Fig. 8. If a fixed current source is used 
in the charge pump, then the change in VD is dependent 
on only At. However, if At is a small percentage error in 
t d ,  then we want the VD correction to be smaller than it is 
when At is a large percentage error of t d .  The relationship 
in (1 1) comes about because of the exponential property of a 
transistor in subthreshold. The use of a current source which 
is exponentially dependent on VD allows the system to match 
t d  with t; monotonically over a wide range of ti. 
We obtain the updated bias voltage Vo[n] at the start of the 
nth switching interval in the case of the negative-phase error 
offset by substituting (10) into (8) 
K. 
(12) 
where Vof is the bias voltage corresponding to the input phase 
offset t;. 
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Fig. 9. Change in VD following a 30% change in delay-contrast ratio. The 
curve marked with circles is the bias voltage adaptation for a step decrease in 
t,; the curve marked with asterisks is the bias voltage adaptation for a step 
increase in t,. The solid line is a fit to the data using (12). 
The corresponding equation for a positive-phase offset error 
is 
C. Transient Response 
In this section, we describe how VD evolves over time 
following a step change in ti. Fig. 9 shows the adaptation 
of VD from the fabricated chip to a step increase and a 
step decrease in ti. Here again, pulse1 and pulse2 consist 
of two square-wave periodic signals with pulse2 shifted by 
half a period. ti is initially 97 ps. We then decrease t; by 
30%. The curve marked with circles follows the updating of 
VD to this step decrease in ti. Correspondingly, the curve 
marked with asterisks shows how VD changes over time to 
a 30% step increase in the same initial ti. The data show 
that the system is over damped. The solid lines in Fig. 9 are 
the theoretical fits obtained from (12). From these fits, y is 
about 0.03, which correlates well with the theoretical value 
computed from y = (CavddK)/(CbUT). 
Next, we measured the final change in VD, AV', to differ- 
ent step changes in ti. Fig. 10 shows that AV' is linearly 
dependent on & / i d .  This relationship is derived in (11). 
Fig. 11 shows that Avo is independent of ti with a fixed 
delay-contrast ratio At/td. 
Fig. 12 shows measured data from the chip following a 
18% increase in ti for three different ti. We see that the final 
change in VD is equal in all three cases and that the number of 
iterations to reach the final VD is also the same. This response 
is easily inferred from (12). The solid line shows the actual 
data; the circles show the theoretical fit through the data. This 
behavior is exhibited over 5 decades of frequency. 
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Fig. 10. Change in VD versus delay-contrast ratio nt/td for a fixed t ,  . The 
graph shows that the circuit adapts t d  according to the delay-contrast ratio, 
rather than to the offset error At. This feature allows the circuit to adapt 
monotonically to the change in the input phase offset. 
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Fig. 1 1 .  Change in VD versus ti for a fixed delay-contrast ratio A t / t d .  
The graph shows that the change in V, is independent of t; for a fixed 
delay-contrast ratio. 
IV. DISCUSSION 
Our adaptive-delay block can be used in a wide range of 
applications. Fig. 13 shows an example where the delay block 
controls the bias voltage to an analog delay line, which can be 
used in many signal processing applications. The time constant 
of the delay line is normally tuned to an external reference 
frequency by using a PLL. In [12], Bult and Wallinga showed 
how the time constant can be tuned by replacing the VCO 
in the PLL with a delay element. The output of the delay 
element is now used as the reference signal instead of the 
VCO output. Their adaptive delay control works over only 2 
octaves in frequency since the system has the same limitations 
as the system dynamics in a PLL. If we replace their delay 
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Fig. 12. 
of the curve is due to clock coupling into the test setup. The circles show the theoretical fit through the data. 
Change in r / ~  following an 18% increase in t, for three different values o f t , .  The solid line shows measured chip data. The noise nding on top 
element with our adaptive-delay block, we can increase the 
adaptive control to over 5 decades in frequency. 
adaptive block adapts an internal delay to match the input 
phase offset between two input signals. The data matching 
between the internal delay and the input phase offset occurs 
over 5 decades of frequency. We make this extended pull-in 
frequency range possible by using a dynamic current source 
in the charge pump and using the exponential property of 
transistors operating in subthreshold. Since we do not require 
low jitter in our application, we have not included an offset 
V. CONCLUSION 
We described an adaptive delay block which is part of 
the circuitry at each pixel in a direction-selective system 
that extracts the direction of motion of moving objects. The 
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Fig. 13. Block diagram of a continuous delay line whose delay is tuned to 
the period of an incoming signal using the adaptive delay system. The use 
of a VCO is eliminated. 
L) 
in the comparator circuit even though we could can easily 
do so. It also helps to keep our goal of keeping the system 
compact by excluding the circuit for low jitter. We showed 
that the system is stable over 5 decades of frequency without 
adjusting the system parameters and has a fast pull-in time 
during locking. The adaptive-delay block works well for our 
direction-selective system and has the potential for other 
applications. 
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